

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 10/21/2003

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/781,803 02/12/2001 Dwight D. Griffin CM01905G 8998 22917 7590 10/21/2003 EXAMINER MOTOROLA, INC. AUVE, GLENN ALLEN 1303 EAST ALGONQUIN ROAD ART UNIT IL01/3RD PAPER NUMBER SCHAUMBURG, IL 60196 2181

Please find below and/or attached an Office communication concerning this application or proceeding.

			<u></u>		
	Applicati n N .		Applicant(s)		
	09/781,	803	GRIFFIN ET AL.	GRIFFIN ET AL.	
Office Action Summary	Examin	er	Art Unit		
•	Glenn A		2181		
The MAILING DATE of this communication appears on the c ver sheet with the correspondence address Peri d for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status					
Responsive to communication(s)	s) filed on				
2a) ☐ This action is FINAL .	2b)⊠ This action	is non-final			
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disp sition of Claims	,		•		
4)⊠ Claim(s) <u>1-24</u> is/are pending in the application.					
4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-24</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/or election requirement.					
Application Papers					
9) The specification is objected to by the Examiner.					
10) ☐ The drawing(s) filed on 21 February 2001 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner. If approved, corrected drawings are required in reply to this Office action.					
12) The oath or declaration is objected to by the Examiner.					
Pri rity under 35 U.S.C. §§ 119 and 120	a to by the Examinor.				
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) ☐ All b) ☐ Some * c) ☐ None of:					
1.☐ Certified copies of the priority documents have been received.					
2. Certified copies of the priority documents have been received in Application No					
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).					
* See the attached detailed Office a			eived.		
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
a) ☐ The translation of the foreign language provisional application has been received. 15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.					
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Revie 3) Information Disclosure Statement(s) (PTO-144)			mary (PTO-413) Paper Nomal Patent Application (PT		

Art Unit: 2181

DETAILED ACTION

Drawings

1. Figure 2 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Figure 2 should be labeled as prior art because it shows the memory map aspect of the prior art figure 1.

Claim Rejections - 35 USC § 112

- 2. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 3. Claims 9 and 10 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 9 is rejected based on lack of positive antecedent basis of "the at least one CPU instruction set" on line 2.

Claim 10 is rejected based on lack of positive antecedent basis of "the CPU instruction set" on line 2.

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

Art Unit: 2181

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

5. Claims 1-24 are rejected under 35 U.S.C. 102(a) as being anticipated by applicant's admitted prior art (AAPA).

As per claim 1, AAPA shows an integrated circuit comprising a universal bus (fig.1,(100)); a CPU (200); and a program control unit (PCU) coupled to the universal bus for receiving control signals via the universal bus only (300). AAPA shows all of the elements recited in claim 1.

As for claim 2, the argument for claim 1 applies. AAPA also shows a plurality of CPUs coupled to the universal bus (page 1, lines 24-25 of the specification). AAPA shows all of the elements recited in claim 2.

As for claim 3, the argument for claim 1 applies. AAPA also shows a plurality of peripheral devices coupled to the universal bus (page 1, lines 24-25 of the specification). AAPA shows all of the elements recited in claim 3.

As for claim 4, the argument for claim 3 applies. AAPA also shows that the plurality of peripheral devices are selected from the group consisting of PCUs, ALUs, cyclic redundancy checkers, data encryption standard engines, data transceivers, secure memory units, memory mapping units, data registers, data stores, and other memory storage devices (at least in page 1, lines 21-24). AAPA shows all of the elements recited in claim 4.

As for claim 5, the argument for claim 2 applies. AAPA also shows that at least one of the plurality of CPUs controls the bus at any moment in time (inherent in the function of a bus master device CPU). AAPA shows all of the elements recited in claim 5.

As for claim 6, the argument for claim 3 applies. AAPA also shows that the plurality of peripheral devices are slaved to the bus (300,370,390). AAPA shows all of the elements recited in claim 6.

Art Unit: 2181

As for claim 7, the argument for claim 1 applies. AAPA also shows that the PCU has at least one instruction set (device 300 operates according to some sort of instruction set which is inherent in the use of such electronic computing devices and the device has a structure similar to that of the CPU 200 which is described in the specification as operating according to an instruction set on pages 3-4). AAPA shows all of the elements recited in claim 7.

As for claim 8, the argument for claim 1 applies. AAPA also shows that the CPU has at least one instruction set (CPU 200 is described in the specification as operating according to an instruction set on pages 3-4). AAPA shows all of the elements recited in claim 8.

As for claim 9, the argument for claim 7 applies. AAPA also shows that the PCU instruction set is stored separately from the CPU's instruction set (at least in figure 1 wherein the device 300 has its own set of instruction registers and control unit). AAPA shows all of the elements recited in claim 9.

As for claim 10, the argument for claim 9 applies. AAPA also shows that the PCU instruction set can be altered without altering the CPU's instruction set (at least in figure 1 wherein the device 300 has its own set of instruction registers and control unit so that the instruction set of that particular device can be altered without regard to any other instruction set). AAPA shows all of the elements recited in claim 10.

As per claim 11, AAPA shows an application specific integrated circuit comprising a universal bus (fig.1,(100)); a CPU (200); and a program control unit (PCU) coupled to the universal bus for receiving control signals via the universal bus only (300) wherein the CPU is coupled to the PCU without dedicated control lines (fig.1). AAPA shows all of the elements recited in claim 11.



Art Unit: 2181

As for claim 12, the argument for claim 11 applies. AAPA also shows a memory mapping unit (370) slaved to the bus for translating logical addresses used by the CPU to physical addresses. AAPA shows all of the elements recited in claim 12.

As for claim 13, the argument for claim 11 applies. AAPA also shows that the CPU communicates with the PCU by way of the universal bus only (fig.1). AAPA shows all of the elements recited in claim 13.

As per claim 14, AAPA shows a microcontroller comprising a universal bus having physical address lines (fig.1,(100)); a CPU having an instruction set and employing logical addressing (200); and a program control unit (PCU) having an instruction set and coupled to the universal bus for receiving control signals via the universal bus only (300) wherein the CPU is coupled to the PCU without dedicated control lines (fig.1). AAPA shows all of the elements recited in claim 14.

As for claim 15, the argument for claim 14 applies. AAPA also shows that the PCU instruction set is stored separately from the CPU's instruction set (at least in figure 1 wherein the device 300 has its own set of instruction registers and control unit). AAPA shows all of the elements recited in claim 15.

As for claim 16, the argument for claim 14 applies. AAPA also shows that the PCU instruction set can be altered without altering the CPU's instruction set (at least in figure 1 wherein the device 300 has its own set of instruction registers and control unit so that the instruction set of that particular device can be altered without regard to any other instruction set). AAPA shows all of the elements recited in claim 16.

As per claim 17, AAPA shows an application specific computing device having integrated circuit comprising a universal bus (fig.1,(100)); a CPU (200); and a program control



Art Unit: 2181

unit (PCU) coupled to the universal bus for receiving control signals via the universal bus only (300). AAPA shows all of the elements recited in claim 17.

As for claim 18, the argument for claim 17 applies. AAPA also shows that the PCU has an instruction set and the CPU has an instruction set, the PCU instruction set being stored and maintained separately from the CPU instruction set (at least in figure 1 wherein the device 300 has its own set of instruction registers and control unit). AAPA shows all of the elements recited in claim 18.

As for claim 19, the argument for claim 18 applies. AAPA also shows that the PCU instruction set can be altered without altering the CPU's instruction set (at least in figure 1 wherein the device 300 has its own set of instruction registers and control unit so that the instruction set of that particular device can be altered without regard to any other instruction set). AAPA shows all of the elements recited in claim 19.

As for claim 20, the argument for claim 17 applies. AAPA also shows that the CPU is coupled to the PCU without dedicated control lines (fig.1). AAPA shows all of the elements recited in claim 20.

As for claim 21, the argument for claim 17 applies. AAPA also shows a plurality of CPUs coupled to the universal bus (page 1, lines 24-25 of the specification). AAPA shows all of the elements recited in claim 21.

As for claim 22, the argument for claim 17 applies. AAPA also shows a plurality of peripheral devices coupled to the universal bus (page 1, lines 24-25 of the specification). AAPA shows all of the elements recited in claim 22.

As for claim 23, the argument for claim 17 applies. AAPA also shows the device being selected from the group of devices consisting of smartcards, calculators, personal organizers, personal communicators, consumer electronic devices, home and office equipment/appliances,



Art Unit: 2181

readers/scanners, wireless control units, and combinations thereof (page 1, lines 10-14). AAPA shows all of the elements recited in claim 23.

As per claim 24, AAPA shows an integrated circuit comprising a universal bus having physical address lines with associated physical addresses(fig.1,(100)); a CPU (200); and a program control unit (PCU) coupled to the universal bus (300) and a memory mapping unit (370) slaved to the bus for translating logical addresses used by the CPU to physical addresses. AAPA shows all of the elements recited in claim 24.

Conclusion

- 6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The Dhuey et al reference shows a memory mapping unit that converts between the logical addresses issued by the CPU to physical addresses and the Schade reference shows a universal bus coupling a CPU to other devices. The other references show other aspects of the claimed invention.
- 7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Glenn A. Auve whose telephone number is (703) 305-9638. The examiner can normally be reached on M-Th 8:00 AM-5:30 PM, every other Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (703) 305-4815. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.



Art Unit: 2181

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

Glenn A. Auve Primary Examiner Art Unit 2181

gaa October 14, 2003